Address translation

Full Title

Accessing, addressing or allocating within memory systems or architectures (digital input from, or digital output to record carriers, e.g. to disk storage units, G06F3/06) > Addressing or allocation; Relocation (program address sequencing G06F9/00; arrangements for selecting an address in a digital store G11C8/00) > in hierarchically structured memory systems, e.g. virtual memory systems > Address translation

Child Classifications

Navigate with arrow keys, Enter to open

• G06F 12/1009 using page tables, e.g. page table structures
• G06F 12/1027 using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
• G06F 12/1072 Decentralised address translation, e.g. in distributed shared memory systems
• G06F 12/1081 for peripheral access to main memory, e.g. direct memory access [DMA]
• G06F 12/109 for multiple virtual address spaces, e.g. segmentation (G06F12/1036 takes precedence)