Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist

Full Title

Computer-aided design [CAD] > Circuit design > Circuit design at the digital level (reconfigurable circuits G06F30/34) > Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist