Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Full Title

Arrangements for selecting an address in a digital store (for stores using transistors G11C11/407, G11C11/413) > Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups