CPC Subgroup
H10W 20/43 Layouts of interconnections
Full Title
Interconnections in chips, wafers or substrates > Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes > characterised by their conductive parts > Layouts of interconnections
1 direct subcode
Child Classifications
Navigate with arrow keys, Enter to open